Almost every chip being taped out today is mixed-signal in nature. In addition to increased integration of analog and RF blocks, designers are using complex power-management techniques to minimize ...
To address emerging custom circuit design challenges, Mountain View, Calif.-based EDA giant Synopsys Inc. today unveiled its anticipated next-generation transistor-level static timing analysis tool, ...
Semiconductor transistors now switch states in single-digit picoseconds, enabling processors to flip billions of logic gates ...
Nothing is worse for a design team than a chip that fails to work in the bringup lab. Electrical problems are historically a major cause of such failures. Power leaks, power-ground DC paths, missing ...
Innovative technologies such as LogicFolding, can be used to continuously compress signal propagation delay and steadily ...
Curious about how to precisely determine the optimal voltage-regulator setpoints for your System-on-Chip (SoC)? In this video, we dive into how transistor-level Power Delivery Network (PDN) telemetry ...
Engineers at MIT have produced the smallest three-dimensional transistor ever reported, a device so compact that a chip ...
A vacuum channel transistor controls electrons at the cathode to suppress gate leakage, letting it work inside amplifiers and ...
This year, several companies are expected to bring 600/650 V Gallium Nitride (GaN) power transistors to market. Almost all will be normally-on (depletion mode) transistors connected in a cascode ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results