Abstract: This paper introduces a novel staggered terminal layout for SiC MOSFET multi-chip power modules. The proposed layout reduces parasitic inductance by canceling inductance within the power ...
The doctoral thesis of Sophia Hollick, Ph.D. '25, a recent graduate of Yale's Wright Lab in professor Reina Maruyama's group, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results